Skip to content Skip to main navigation Report an accessibility issue

EECS Publication

Fast and Small Short Vector SIMD Matrix Multiplication Kernels for the CELL Processor

Wesley Alvaro, Jakub Kurzak and Jack Dongarra

Matrix multiplication is one of the most common numerical operations, especially in the area of dense linear algebra, where it forms the core of many important algorithms, including solvers of linear systems of equations, least square problems, and singular and eigenvalue computations. The STI CELL processor exceeds the capabilities of any other processor available today in terms of peak single precision, floating point performance. In order to fully exploit the potential of the CELL processor for a wide range of numerical algorithms, fast implementation of the matrix multiplication operation is essential. The crutial component is the matrix multiplication kernel crafted for the short vector Single Instruction Multiple Data architecture of the Synergistic Processing Element of the CELL processor. In this paper, single precision matrix multiplication kernels are presented implementing the C = C-AxB^T operation and the C = C-AxB operation for matrices of size 64x64 elements. For the latter case, the performance of 25.55 Gflop/s is reported, or 99.80 percent of the peak, using as little as 5.9 KB of storage for code and auxiliary data structures.

Published  2008-01-14 05:00:00  as  ut-cs-08-609 (ID:84)

ut-cs-08-609.pdf

« Back to Listing